005 |
|
20140902102919.0 |
020 |
|
|a0131858408 ((CD2 Design environment and documentation))
|
020 |
|
|a0131858416 ((CD3 Device files))
|
020 |
|
|a0131866974 ((CD1 Active-HDL))
|
020 |
|
|a0132016117 ((pearson international ed : pbk.))
|
020 |
|
|a9780131858404 ((CD2 Design environment and documentation))
|
020 |
|
|a9780131858411 ((CD3 Device files))
|
020 |
|
|a9780131866973 ((CD1 Active-HDL))
|
020 |
|
|a9780132016117 ((pbk.))
|
020 |
|
|a9789810677909 ((verilog supplement))
|
020 |
|
|a9810677901 ((pearson international ed:verilog supplement))
|
035 |
|
|a003-1-2
|
040 |
|
|aTMUE|beng|cTMUE|dTMUE
|
050 |
14
|
|aTK7874.65|bW34 2006
|
082 |
04
|
|a621.395
|
082 |
04
|
|a621.395
|
100 |
1
|
|aWakerlyJohn F
|
245 |
10
|
|aDigital design : |bprinciples and practices / |cJohn F. Wakerly
|
246 |
13
|
|aActive-HDL
|
246 |
13
|
|aXilinx student edition, version 6.3i Design environment and documentation
|
246 |
13
|
|aXilinx student edition, version 6.3i Device files
|
250 |
|
|a4th ed
|
260 |
|
|aUpper Saddle River, N.J : |bPearson/Prentice Hall, |cc2007
|
300 |
|
|a2 v : |bill ; |c25 cm + |e+ 3 CD-ROMs
|
500 |
|
|aAccompanied with three CD-ROMs entitled: Xilinx student edition, version 6.3i, Design environment and documentation ; Xilinx student edition, version 6.3i, Device files and Active-HDL
|
504 |
|
|aIncludes bibliographical references and index
|
650 |
0
|
|aDigital integrated circuits|xDesign and construction
|